



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/955.681	09/19/2001	Brian W. Amick	03226.109001;P6224	1268
32615	7590	11/29/2004	EXAMINER	
OSHA & MAY L.L.P./SUN 1221 MCKINNEY, SUITE 2800 HOUSTON, TX 77010			CHANG, ERIC	
			ART UNIT	PAPER NUMBER
			2116	

DATE MAILED: 11/29/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/955,681

Applicant(s)

AMICK ET AL.

Examiner

Eric Chang

Art Unit

2116

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 19 September 2001.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-10 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-10 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 September 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 5/19/03.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

**DETAILED ACTION**

1. Claims 1-10 are pending.

***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1-10 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by U.S.

Patent 4,514,694 to Finger.

4. As to claim 1, Finger discloses a voltage sensor that measures voltage at a section of an integrated circuit, comprising: a voltage controlled oscillator [18] disposed on the integrated circuit [col. 5, lines 50-53]; a first counter stage [20] disposed on the integrated circuit that counts a number of pulses generated by the voltage controlled oscillator [col. 5, lines 50-59]; and a second counter stage [22] disposed on the integrated circuit that counts a number of pulses on a clock signal [col. 5, lines 53-55], wherein a count of the first counter stage relative to an expected count represents an actual voltage at the section of the integrated circuit [col. 6, lines 66-68, and col. 7, lines 1-6].

Art Unit: 2116

5. As to claim 2, Finger discloses a finite state machine [26 and 30] disposed on the integrated circuit that queries the count of the first counter stage when the second counter stage reaches a specified count [col. 5, lines 64-68, and col. 6, lines 1-19].

6. As to claim 3, Finger discloses a method for measuring voltage at a section of an integrated circuit, comprising: counting pulses generated by a voltage controlled oscillator [col. 5, lines 50-59]; counting pulses on a clock signal [col. 5, lines 53-55]; and comparing a count of pulses generated by the voltage controlled oscillator and a count of pulses on the clock signal to determine the voltage at the section of the integrated circuit [col. 6, lines 66-68, and col. 7, lines 1-6].

7. As to claim 4, Finger discloses querying the count of the pulses generated by the voltage controlled oscillator when a specified count of pulses on the clock signal has been reached [col. 5, lines 64-68, and col. 6, lines 1-19].

8. As to claim 5, Finger discloses notifying a finite state machine [26 and 30] when a specified count of pulses on the clock signal has been reached, where after the finite state machine queries the count of the pulses generated by the voltage controlled oscillator [col. 5, lines 64-68, and col. 6, lines 1-19].

9. As to claim 6, Finger discloses the voltage controlled oscillator operates at an expected voltage [col. 8, lines 15-18].

10. As to claim 7, Finger discloses the queried count of pulses generated by the voltage controlled oscillator is compared to an expected count of pulses to determine an actual voltage, and wherein the expected count of pulses varies with the expected voltage [col. 5, lines 57-68].

11. As to claim 8, Finger discloses resetting the count of the pulses generated by the voltage controlled oscillator once the count of the pulses generated by the voltage controlled oscillator has been queried [col. 6, lines 28-30].

12. As to claim 9, Finger discloses an integrated circuit having a voltage sensor that measures voltage at a section of the integrated circuit, the voltage sensor comprising: a voltage controlled oscillator [18] disposed on the integrated circuit [col. 5, lines 50-59]; a first counter stage [20] disposed on the integrated circuit that counts a number of pulses generated by the voltage controlled oscillator [col. 5, lines 50-59]; and a second counter stage [22] disposed on the integrated circuit that counts a number of pulses on a clock signal [col. 5, lines 53-55], wherein a count of the first counter stage relative to an expected count is used to determine an actual voltage at the section of the integrated circuit [col. 6, lines 66-68, and col. 7, lines 1-6].

13. As to claim 10, Finger discloses a finite state machine disposed on the integrated circuit that queries the count of the first counter stage when the second counter stage reaches a specified count [col. 5, lines 64-68, and col. 6, lines 1-19].

Art Unit: 2116

***Conclusion***

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Chang whose telephone number is (571) 272-3671. The examiner can normally be reached on M-F 9:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

November 19, 2004

ec

  
JOHN R. COTTINGHAM  
PRIMARY EXAMINER